-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
3.3 V Dual PLL Multi-Clock Generator 20-SSOP -25 to 85
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
PLL1705DBQ by Texas Instruments is a Clock Generator.
Clock Generators are under the broader part category of Microcontrollers and Processors.
Microcontrollers (MCUs) are small, low-power integrated circuits used to control embedded systems. Microcontrollers are primarily used to automate and control devices. Read more about Microcontrollers and Processors on our Microcontrollers and Processors part category page.
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
DISTI #
2156-PLL1705DBQ-ND
|
DigiKey | IC PLL MULTI-CLK GEN 20SSOP Min Qty: 1 Lead time: 18 Weeks Container: Bulk MARKETPLACE PRODUCT |
5476 In Stock |
|
$2.6900 | Buy Now |
DISTI #
296-13605-5-ND
|
DigiKey | IC PLL MULTI-CLK GEN 20SSOP Min Qty: 1 Lead time: 18 Weeks Container: Tube |
308 In Stock |
|
$2.6676 / $4.8200 | Buy Now |
DISTI #
595-PLL1705DBQ
|
Mouser Electronics | Clock Generators & Support Products 3.3 V Dual PLL Multi Clock Gen A 595-PLL1705DBQR RoHS: Compliant | 171 |
|
$2.6000 / $4.8200 | Buy Now |
DISTI #
J56:1989_00022509
|
Arrow Electronics | Clock Generator 26.73MHz to 27.27MHz-IN 36.864MHz-OUT 20-Pin SSOP Tube RoHS: Compliant Min Qty: 50 Package Multiple: 50 Lead time: 18 Weeks Date Code: 1951 | Europe - 50 |
|
$2.2950 | Buy Now |
DISTI #
86022932
|
Verical | Clock Generator 26.73MHz to 27.27MHz-IN 36.864MHz-OUT 20-Pin SSOP Tube RoHS: Compliant Min Qty: 122 Package Multiple: 1 Date Code: 1301 | Americas - 2927 |
|
$2.5875 / $3.0750 | Buy Now |
DISTI #
86021877
|
Verical | Clock Generator 26.73MHz to 27.27MHz-IN 36.864MHz-OUT 20-Pin SSOP Tube RoHS: Compliant Min Qty: 122 Package Multiple: 1 Date Code: 0501 | Americas - 1340 |
|
$2.5875 / $3.0750 | Buy Now |
DISTI #
86011525
|
Verical | Clock Generator 26.73MHz to 27.27MHz-IN 36.864MHz-OUT 20-Pin SSOP Tube RoHS: Compliant Min Qty: 122 Package Multiple: 1 Date Code: 1101 | Americas - 790 |
|
$2.5875 / $3.0750 | Buy Now |
DISTI #
86022634
|
Verical | Clock Generator 26.73MHz to 27.27MHz-IN 36.864MHz-OUT 20-Pin SSOP Tube RoHS: Compliant Min Qty: 122 Package Multiple: 1 Date Code: 1001 | Americas - 419 |
|
$2.5875 / $3.0750 | Buy Now |
|
Quest Components | 416 |
|
$2.2459 / $3.6420 | Buy Now | |
|
Quest Components | 28 |
|
$2.0550 / $4.1100 | Buy Now |
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
|
PLL1705DBQ
Texas Instruments
Buy Now
Datasheet
|
Compare Parts:
PLL1705DBQ
Texas Instruments
3.3 V Dual PLL Multi-Clock Generator 20-SSOP -25 to 85
|
Pbfree Code | Yes | |
Rohs Code | Yes | |
Part Life Cycle Code | Active | |
Ihs Manufacturer | TEXAS INSTRUMENTS INC | |
Part Package Code | SSOP | |
Package Description | 0.150 INCH, GREEN, PLASTIC, MO-137AD, SSOP-20 | |
Pin Count | 20 | |
Reach Compliance Code | compliant | |
ECCN Code | EAR99 | |
HTS Code | 8542.39.00.01 | |
Samacsys Manufacturer | Texas Instruments | |
JESD-30 Code | R-PDSO-G20 | |
JESD-609 Code | e4 | |
Length | 8.65 mm | |
Moisture Sensitivity Level | 1 | |
Number of Terminals | 20 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | -25 °C | |
Output Clock Frequency-Max | 36.864 MHz | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | SSOP | |
Package Equivalence Code | SSOP20,.25 | |
Package Shape | RECTANGULAR | |
Package Style | SMALL OUTLINE, SHRINK PITCH | |
Peak Reflow Temperature (Cel) | 260 | |
Primary Clock/Crystal Frequency-Nom | 27 MHz | |
Qualification Status | Not Qualified | |
Seated Height-Max | 1.75 mm | |
Supply Current-Max | 25 mA | |
Supply Voltage-Max | 3.6 V | |
Supply Voltage-Min | 2.7 V | |
Supply Voltage-Nom | 3.3 V | |
Surface Mount | YES | |
Technology | CMOS | |
Temperature Grade | OTHER | |
Terminal Finish | Nickel/Palladium/Gold (Ni/Pd/Au) | |
Terminal Form | GULL WING | |
Terminal Pitch | 0.635 mm | |
Terminal Position | DUAL | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Width | 3.9 mm | |
uPs/uCs/Peripheral ICs Type | CLOCK GENERATOR, VIDEO |
This table gives cross-reference parts and alternative options found for PLL1705DBQ. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of PLL1705DBQ, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
Part Number | Manufacturer | Composite Price | Description | Compare |
---|---|---|---|---|
PLL1705DBQR | Texas Instruments | $2.3722 | 3.3 V Dual PLL Multi-Clock Generator 20-SSOP -25 to 85 | PLL1705DBQ vs PLL1705DBQR |
PLL1705DBQRG4 | Texas Instruments | Check for Price | 36.864MHz, VIDEO CLOCK GENERATOR, PDSO20, 0.150 INCH, GREEN, PLASTIC, MO-137AD, SSOP-20 | PLL1705DBQ vs PLL1705DBQRG4 |
A good PCB layout for PLL1705DBQ involves keeping the power and ground planes separate, using a solid ground plane, and placing the PLL close to the clock source. Additionally, use short and direct traces for the clock input and output, and avoid routing signals under the PLL.
The choice of loop filter components depends on the desired loop bandwidth, phase margin, and damping factor. TI provides a PLL calculator tool that can help determine the optimal values for R1, R2, C1, and C2 based on the specific application requirements.
The PLL1705DBQ can support clock frequencies up to 1.5 GHz, but the maximum frequency is dependent on the specific application and the quality of the clock source. It's recommended to consult the datasheet and application notes for more information.
Proper bypassing and decoupling involve placing 0.1uF and 10uF capacitors close to the PLL, with the 0.1uF capacitor connected between VCC and GND, and the 10uF capacitor connected between VCC and a quiet ground point. Additionally, use a low-ESR capacitor for the 10uF decoupling capacitor.
When selecting a clock source for PLL1705DBQ, consider the clock frequency, jitter, and phase noise requirements. A high-quality clock source with low jitter and phase noise is essential for optimal PLL performance. Additionally, ensure that the clock source is compatible with the PLL's input frequency range.