-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
Field Programmable Gate Array, PBGA256, 14 X 14 MM, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-256
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
M2GL005-VFG256 by Microsemi Corporation is a Field Programmable Gate Array.
Field Programmable Gate Arrays are under the broader part category of Programmable Logic Devices.
Programmable Logic Devices (PLDs) are reconfigurable digital components that can be customized for different applications, offering flexibility and improved performance over fixed logic devices. Read more about Programmable Logic Devices on our Programmable Logic part category page.
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
|
Bristol Electronics | 557 |
|
RFQ | ||
|
Quest Components | FIELD PROGRAMMABLE GATE ARRAY, PBGA256 | 445 |
|
$8.7975 / $13.1963 | Buy Now |
|
Quest Components | FIELD PROGRAMMABLE GATE ARRAY, PBGA256 | 5 |
|
$8.7975 / $11.7300 | Buy Now |
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
|
M2GL005-VFG256
Microsemi Corporation
Buy Now
Datasheet
|
Compare Parts:
M2GL005-VFG256
Microsemi Corporation
Field Programmable Gate Array, PBGA256, 14 X 14 MM, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-256
|
Rohs Code | Yes | |
Part Life Cycle Code | Transferred | |
Ihs Manufacturer | MICROSEMI CORP | |
Package Description | 14 X 14 MM, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-256 | |
Reach Compliance Code | compliant | |
HTS Code | 8542.39.00.01 | |
Samacsys Manufacturer | Microsemi Corporation | |
JESD-30 Code | S-PBGA-B256 | |
Length | 14 mm | |
Moisture Sensitivity Level | 3 | |
Number of Terminals | 256 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | ||
Package Body Material | PLASTIC/EPOXY | |
Package Code | LFBGA | |
Package Equivalence Code | BGA256,16X16,32 | |
Package Shape | SQUARE | |
Package Style | GRID ARRAY, LOW PROFILE, FINE PITCH | |
Peak Reflow Temperature (Cel) | 260 | |
Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY | |
Seated Height-Max | 1.56 mm | |
Supply Voltage-Max | 1.26 V | |
Supply Voltage-Min | 1.14 V | |
Supply Voltage-Nom | 1.2 V | |
Surface Mount | YES | |
Temperature Grade | OTHER | |
Terminal Form | BALL | |
Terminal Pitch | 0.8 mm | |
Terminal Position | BOTTOM | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Width | 14 mm |
This table gives cross-reference parts and alternative options found for M2GL005-VFG256. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of M2GL005-VFG256, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
Part Number | Manufacturer | Composite Price | Description | Compare |
---|---|---|---|---|
M2GL005-VF256 | Microchip Technology Inc | $17.0087 | Field Programmable Gate Array, PBGA256 | M2GL005-VFG256 vs M2GL005-VF256 |
Microsemi recommends a 4-6 layer PCB stackup with a solid ground plane, and to follow the PCB layout guidelines provided in the M2GL005-VFG256 PCB Design Guide.
Use a multi-layer PCB with a solid power plane, and follow the PDN design guidelines in the M2GL005-VFG256 Power Distribution Network Application Note.
The FPGA has a maximum junction temperature of 100°C. Ensure good airflow, use a heat sink if necessary, and follow the thermal management guidelines in the M2GL005-VFG256 Thermal Management Application Note.
Use the Clocking Architecture Guide for M2GL005-VFG256, and follow the recommended clocking schemes and PLL settings for optimal performance and low jitter.
Refer to the M2GL005-VFG256 I/O Bank and Voltage Regulator Settings Application Note for recommended settings and configuration guidelines.