Part Details for EP2S60F672I4 by Intel Corporation
Results Overview of EP2S60F672I4 by Intel Corporation
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (10 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Applications
Consumer Electronics
Internet of Things (IoT)
Industrial Automation
Financial Technology (Fintech)
Computing and Data Storage
Smart Cities
Aerospace and Defense
Telecommunications
Communication and Networking
Automotive
EP2S60F672I4 Information
EP2S60F672I4 by Intel Corporation is a Field Programmable Gate Array.
Field Programmable Gate Arrays are under the broader part category of Programmable Logic Devices.
Programmable Logic Devices (PLDs) are reconfigurable digital components that can be customized for different applications, offering flexibility and improved performance over fixed logic devices. Read more about Programmable Logic Devices on our Programmable Logic part category page.
Price & Stock for EP2S60F672I4
| Part # | Distributor | Description | Stock | Price | Buy | |
|---|---|---|---|---|---|---|
|
|
MacroQuest Electronics | ISO 9001: 2015, ISO 14001:2015, ISO 45001:2018, Lead time:1-2weeks | 50 Stock,290 Available |
|
$713.3500 / $906.3100 | Buy Now |
Part Details for EP2S60F672I4
EP2S60F672I4 CAD Models
EP2S60F672I4 Part Data Attributes
|
|
EP2S60F672I4
Intel Corporation
Buy Now
Datasheet
|
Compare Parts:
EP2S60F672I4
Intel Corporation
Field Programmable Gate Array, 24176 CLBs, 717MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672
|
| Rohs Code | No | |
| Part Life Cycle Code | Obsolete | |
| Ihs Manufacturer | INTEL CORP | |
| Package Description | 35 X 35 MM, 1 MM PITCH, FBGA-672 | |
| Reach Compliance Code | compliant | |
| HTS Code | 8542.39.00.01 | |
| Samacsys Manufacturer | Intel | |
| Clock Frequency-Max | 717 MHz | |
| Combinatorial Delay of a CLB-Max | 5.117 ns | |
| JESD-30 Code | S-PBGA-B672 | |
| Length | 35 mm | |
| Moisture Sensitivity Level | 3 | |
| Number of CLBs | 24176 | |
| Number of Inputs | 492 | |
| Number of Logic Cells | 60440 | |
| Number of Outputs | 484 | |
| Number of Terminals | 672 | |
| Operating Temperature-Max | 100 °C | |
| Operating Temperature-Min | -40 °C | |
| Organization | 24176 CLBS | |
| Package Body Material | PLASTIC/EPOXY | |
| Package Code | BGA | |
| Package Equivalence Code | BGA672,26X26,40 | |
| Package Shape | SQUARE | |
| Package Style | GRID ARRAY | |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY | |
| Qualification Status | Not Qualified | |
| Seated Height-Max | 2.6 mm | |
| Supply Voltage-Max | 1.25 V | |
| Supply Voltage-Min | 1.15 V | |
| Supply Voltage-Nom | 1.2 V | |
| Surface Mount | YES | |
| Technology | CMOS | |
| Temperature Grade | INDUSTRIAL | |
| Terminal Form | BALL | |
| Terminal Pitch | 1.27 mm | |
| Terminal Position | BOTTOM | |
| Width | 35 mm |
Alternate Parts for EP2S60F672I4
This table gives cross-reference parts and alternative options found for EP2S60F672I4. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of EP2S60F672I4, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
| Part Number | Manufacturer | Composite Price | Description | Compare |
|---|---|---|---|---|
| EP2S60F672C5N | Altera Corporation | $992.6816 | Field Programmable Gate Array, 24176 CLBs, 640MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C5N |
| EP2S60F672I4N | Altera Corporation | Check for Price | Field Programmable Gate Array, 3022 CLBs, 717MHz, 60440-Cell, CMOS, PBGA672, 27 X 27 MM, 1 MM PITCH, LEAD FREE, FBGA-672 | EP2S60F672I4 vs EP2S60F672I4N |
| EP2S60F672C4N | Altera Corporation | Check for Price | Field Programmable Gate Array, 24176 CLBs, 717MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C4N |
| EP2S60F672I4N | Intel Corporation | Check for Price | Field Programmable Gate Array, 3022 CLBs, 717MHz, 60440-Cell, CMOS, PBGA672, 27 X 27 MM, 1 MM PITCH, LEAD FREE, FBGA-672 | EP2S60F672I4 vs EP2S60F672I4N |
| EP2S60F672C4N | Intel Corporation | Check for Price | Field Programmable Gate Array, 24176 CLBs, 717MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C4N |
| EP2S60F672C4 | Intel Corporation | Check for Price | Field Programmable Gate Array, 24176 CLBs, 717MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C4 |
| EP2S60F672C3 | Altera Corporation | Check for Price | Field Programmable Gate Array, 24176 CLBs, 717MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C3 |
| EP2S60F672C5 | Altera Corporation | Check for Price | Field Programmable Gate Array, 24176 CLBs, 640MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C5 |
| EP2S60F672C5N | Intel Corporation | Check for Price | Field Programmable Gate Array, 24176 CLBs, 640MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C5N |
| EP2S60F672C5 | Intel Corporation | Check for Price | Field Programmable Gate Array, 24176 CLBs, 640MHz, 60440-Cell, CMOS, PBGA672, 35 X 35 MM, 1 MM PITCH, FBGA-672 | EP2S60F672I4 vs EP2S60F672C5 |
EP2S60F672I4 Frequently Asked Questions (FAQ)
-
The maximum operating temperature range for the EP2S60F672I4 is -40°C to 100°C.
-
A reliable POR circuit can be implemented using a voltage supervisor IC, such as the MAX809, which can detect the power supply voltage and generate a reset signal to the FPGA when the voltage is below a certain threshold.
-
The recommended clocking scheme for the EP2S60F672I4 is to use a single clock source, such as a crystal oscillator, and distribute it to the various clock domains within the FPGA using the built-in clock management blocks.
-
To optimize timing closure, use the Intel Quartus II software to analyze the design and identify timing-critical paths. Then, use the software's built-in optimization tools, such as the TimeQuest timing analyzer, to optimize the design and meet the required timing constraints.
-
The maximum current draw for the EP2S60F672I4 is approximately 1.5A, depending on the specific configuration and operating conditions.