-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
CD74HC112MT by Texas Instruments is an FF/Latch.
FF/Latches are under the broader part category of Logic Components.
Digital logic governs the behavior of signals in electronic circuits, enabling complex decisions based on simple binary inputs (yes/no). Logic components perform operations from these signals. Read more about Logic Components on our Logic part category page.
Part # | Manufacturer | Description | Datasheet |
---|---|---|---|
CD74HC112MT | Texas Instruments | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
DISTI #
2156-CD74HC112MT-ND
|
DigiKey | IC FF JK TYPE DBL 1-BIT 16-SOIC Min Qty: 1 Lead time: 6 Weeks Container: Bulk MARKETPLACE PRODUCT |
5500 In Stock |
|
$0.7500 | Buy Now |
DISTI #
296-CD74HC112MTCT-ND
|
DigiKey | IC FF JK TYPE DBL 1-BIT 16-SOIC Min Qty: 1 Lead time: 6 Weeks Container: Cut Tape (CT), Digi-Reel®, Tape & Reel (TR) |
619 In Stock |
|
$0.6475 / $1.2400 | Buy Now |
DISTI #
86276511
|
Verical | Flip Flop JK-Type Neg-Edge 2-Element 16-Pin SOIC T/R RoHS: Compliant Min Qty: 414 Package Multiple: 1 Date Code: 1501 | Americas - 5250 |
|
$0.7520 / $0.9060 | Buy Now |
|
Rochester Electronics | CD74HC112 High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset RoHS: Compliant Status: Obsolete Min Qty: 1 | 5500 |
|
$0.4494 / $0.7248 | Buy Now |
|
Vyrian | Logic ICs | 5356 |
|
RFQ |
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
|
CD74HC112MT
Texas Instruments
Buy Now
Datasheet
|
Compare Parts:
CD74HC112MT
Texas Instruments
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125
|
Rohs Code | No | |
Part Life Cycle Code | Obsolete | |
Ihs Manufacturer | TEXAS INSTRUMENTS INC | |
Part Package Code | SOIC | |
Pin Count | 16 | |
Reach Compliance Code | compliant | |
ECCN Code | EAR99 | |
HTS Code | 8542.39.00.01 | |
Samacsys Manufacturer | Texas Instruments | |
Family | HC/UH | |
JESD-30 Code | R-PDSO-G16 | |
JESD-609 Code | e4 | |
Length | 9.9 mm | |
Load Capacitance (CL) | 15 pF | |
Logic IC Type | J-K FLIP-FLOP | |
Max Frequency@Nom-Sup | 4000000 Hz | |
Max I(ol) | 0.006 A | |
Moisture Sensitivity Level | 1 | |
Number of Bits | 2 | |
Number of Functions | 2 | |
Number of Terminals | 16 | |
Operating Temperature-Max | 125 °C | |
Operating Temperature-Min | -55 °C | |
Output Polarity | COMPLEMENTARY | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | SOP | |
Package Equivalence Code | SOP16,.25 | |
Package Shape | RECTANGULAR | |
Package Style | SMALL OUTLINE | |
Peak Reflow Temperature (Cel) | 260 | |
Power Supply Current-Max (ICC) | 0.04 mA | |
Prop. Delay@Nom-Sup | 53 ns | |
Propagation Delay (tpd) | 265 ns | |
Qualification Status | Not Qualified | |
Schmitt Trigger | NO | |
Seated Height-Max | 1.75 mm | |
Supply Voltage-Max (Vsup) | 6 V | |
Supply Voltage-Min (Vsup) | 2 V | |
Supply Voltage-Nom (Vsup) | 4.5 V | |
Surface Mount | YES | |
Technology | CMOS | |
Temperature Grade | MILITARY | |
Terminal Finish | Nickel/Palladium/Gold (Ni/Pd/Au) | |
Terminal Form | GULL WING | |
Terminal Pitch | 1.27 mm | |
Terminal Position | DUAL | |
Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED | |
Trigger Type | NEGATIVE EDGE | |
Width | 3.9 mm | |
fmax-Min | 24 MHz |
This table gives cross-reference parts and alternative options found for CD74HC112MT. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of CD74HC112MT, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
Part Number | Manufacturer | Composite Price | Description | Compare |
---|---|---|---|---|
CD74HC112M96E4 | Texas Instruments | Check for Price | HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16 | CD74HC112MT vs CD74HC112M96E4 |
CD74HC112M96G4 | Texas Instruments | Check for Price | HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16 | CD74HC112MT vs CD74HC112M96G4 |
The maximum frequency of operation for the CD74HC112MT is 25 MHz, but it can vary depending on the specific application and operating conditions.
It is recommended to power up the VCC pin before the input signals, and power down the VCC pin after the input signals. This ensures that the device is properly initialized and avoids any potential latch-up or damage.
The recommended operating voltage range for the CD74HC112MT is 2V to 6V, with a typical operating voltage of 5V. Operating outside of this range may affect the device's performance and reliability.
The CD74HC112MT requires proper termination to prevent signal reflections and ensure reliable operation. This can be achieved by using a pull-up or pull-down resistor, or by using a termination network such as a series resistor and capacitor.
The maximum input voltage that the CD74HC112MT can handle is 7V, but it is recommended to keep the input voltage within the recommended operating voltage range of 2V to 6V to ensure reliable operation.