Part Details for AT24C04BN-SH-T by Microchip Technology Inc
Results Overview of AT24C04BN-SH-T by Microchip Technology Inc
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (0 replacements)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (0 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Applications
Consumer Electronics
AT24C04BN-SH-T Information
AT24C04BN-SH-T by Microchip Technology Inc is an EEPROM.
EEPROMs are under the broader part category of Memory Components.
Memory components are essential in electronics for computer processing. They can be volatile or non-volatile, depending on the desired function. Read more about Memory Components on our Memory part category page.
Price & Stock for AT24C04BN-SH-T
| Part # | Distributor | Description | Stock | Price | Buy | |
|---|---|---|---|---|---|---|
|
DISTI #
AT24C04BN-SH-T
|
EBV Elektronik | EEPROM Serial2Wire 4Kbit 512 x 8 25V33V5V 8Pin SOIC TR (Alt: AT24C04BN-SH-T) RoHS: Compliant Min Qty: 4000 Package Multiple: 4000 Lead time: 143 Weeks, 0 Days | EBV - 0 |
|
Buy Now |
Part Details for AT24C04BN-SH-T
AT24C04BN-SH-T CAD Models
AT24C04BN-SH-T Part Data Attributes
|
|
AT24C04BN-SH-T
Microchip Technology Inc
Buy Now
Datasheet
|
Compare Parts:
AT24C04BN-SH-T
Microchip Technology Inc
EEPROM
|
| Rohs Code | Yes | |
| Part Life Cycle Code | Not Recommended | |
| Ihs Manufacturer | MICROCHIP TECHNOLOGY INC | |
| Package Description | SOIC-8 | |
| Reach Compliance Code | compliant | |
| Clock Frequency-Max (fCLK) | 0.4 MHz | |
| Data Retention Time-Min | 100 | |
| Endurance | 1000000 Write/Erase Cycles | |
| I2C Control Byte | 1010DDXR | |
| JESD-30 Code | R-PDSO-G8 | |
| JESD-609 Code | e4 | |
| Length | 4.9 mm | |
| Memory Density | 4096 bit | |
| Memory IC Type | EEPROM | |
| Memory Width | 8 | |
| Moisture Sensitivity Level | 1 | |
| Number of Functions | 1 | |
| Number of Terminals | 8 | |
| Number of Words | 512 words | |
| Number of Words Code | 512 | |
| Operating Mode | SYNCHRONOUS | |
| Operating Temperature-Max | 85 °C | |
| Operating Temperature-Min | -40 °C | |
| Organization | 512X8 | |
| Output Characteristics | OPEN-DRAIN | |
| Package Body Material | PLASTIC/EPOXY | |
| Package Code | SOP | |
| Package Equivalence Code | SOP8,.25 | |
| Package Shape | RECTANGULAR | |
| Package Style | SMALL OUTLINE | |
| Parallel/Serial | SERIAL | |
| Peak Reflow Temperature (Cel) | 260 | |
| Seated Height-Max | 1.75 mm | |
| Serial Bus Type | I2C | |
| Standby Current-Max | 0.000003 A | |
| Supply Current-Max | 0.003 mA | |
| Supply Voltage-Max (Vsup) | 5.5 V | |
| Supply Voltage-Min (Vsup) | 1.8 V | |
| Supply Voltage-Nom (Vsup) | 2.5 V | |
| Surface Mount | YES | |
| Technology | CMOS | |
| Terminal Finish | Nickel/Palladium/Gold (Ni/Pd/Au) | |
| Terminal Form | GULL WING | |
| Terminal Pitch | 1.27 mm | |
| Terminal Position | DUAL | |
| Width | 3.9 mm | |
| Write Cycle Time-Max (tWC) | 5 ms | |
| Write Protection | HARDWARE |
AT24C04BN-SH-T Frequently Asked Questions (FAQ)
-
The AT24C04BN-SH-T has a minimum of 1 million write cycles, but the actual number of write cycles may vary depending on the usage and operating conditions.
-
To ensure data integrity, it is recommended to follow the power-down and power-up sequences outlined in the datasheet, and to use a voltage supervisor or a power-on reset circuit to ensure that the device is properly initialized before accessing the memory.
-
The recommended operating voltage range for the AT24C04BN-SH-T is 1.7V to 5.5V, but it can operate down to 1.6V with reduced performance.
-
The AT24C04BN-SH-T uses a page-based write architecture, where each page is 16 bytes. To perform a page write, the device must be in page write mode, and the page address must be specified. For block writes, the device can be set to sequential mode, allowing multiple pages to be written in a single operation.
-
The WP pin is used to enable or disable write protection for the entire device or specific blocks. When the WP pin is tied to VCC, the device is in write-protect mode, and when it is tied to GND, the device is in write-enable mode.