-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
Low Power, Chip Scale 10-Bit SD/HD Video Encoder
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
DISTI #
60AK6121
|
Newark | Video Encoder, 10Bit, Lfcsp-Ep, Ic Type:-, Supply Voltage Min:1.71V, Supply Voltage Max:1.89V, Ic Case/Package:Lfcsp-Ep, No. Of Pins:40Pins, Operating Temperature Min:-40°C, Operating Temperature Max:105°C, Qualification:Aec-Q100 Rohs Compliant: Yes |Analog Devices ADV7393WBCPZ RoHS: Compliant Min Qty: 1 Package Multiple: 1 Date Code: 1 Container: Bulk | 226 |
|
$10.5400 / $17.3300 | Buy Now |
DISTI #
505-ADV7393WBCPZ-ND
|
DigiKey | IC VIDEO ENCODER 40LFCSP Min Qty: 1 Lead time: 10 Weeks Container: Tray |
71 In Stock |
|
$10.0875 / $18.1400 | Buy Now |
DISTI #
584-ADV7393WBCPZ
|
Mouser Electronics | Video ICs 3 DAC 10-bit HDTV Video Encoder RoHS: Compliant | 58 |
|
$10.5400 / $17.3300 | Buy Now |
DISTI #
V99:2348_16324091
|
Arrow Electronics | Video Encoder 3 DAC 10bit Automotive AEC-Q100 40-Pin LFCSP EP Tray RoHS: Compliant Min Qty: 1 Package Multiple: 1 Lead time: 10 Weeks Date Code: 1730 | Americas - 1 |
|
Buy Now | |
|
Analog Devices Inc | 3 DAC 10-bit HDTV Video Encode Package Multiple: 1 | 10772 |
|
$8.0700 / $18.1400 | Buy Now |
DISTI #
26623832
|
Verical | Video Encoder 3 DAC 10bit Automotive AEC-Q100 40-Pin LFCSP EP Tray RoHS: Compliant Min Qty: 61 Package Multiple: 61 | Americas - 10736 |
|
$10.1509 | Buy Now |
DISTI #
ADV7393WBCPZ
|
Richardson RFPD | VIDEO IC RoHS: Compliant Min Qty: 61 | 0 |
|
$10.5600 / $11.2700 | Buy Now |
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
|
ADV7393WBCPZ
Analog Devices Inc
Buy Now
Datasheet
|
Compare Parts:
ADV7393WBCPZ
Analog Devices Inc
Low Power, Chip Scale 10-Bit SD/HD Video Encoder
|
Pbfree Code | No | |
Rohs Code | Yes | |
Part Life Cycle Code | Active | |
Ihs Manufacturer | ANALOG DEVICES INC | |
Part Package Code | QFN | |
Package Description | LFSCP-40 | |
Pin Count | 40 | |
Manufacturer Package Code | CP-40-9 | |
Reach Compliance Code | compliant | |
ECCN Code | EAR99 | |
HTS Code | 8542.39.00.01 | |
Samacsys Manufacturer | Analog Devices | |
Consumer IC Type | COLOR SIGNAL ENCODER | |
Input Type | RGB; R-Y; B-Y; Y | |
JESD-30 Code | S-XQCC-N40 | |
JESD-609 Code | e3 | |
Length | 6 mm | |
Moisture Sensitivity Level | 3 | |
Number of Functions | 1 | |
Number of Terminals | 40 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | -40 °C | |
Package Body Material | UNSPECIFIED | |
Package Code | HVQCCN | |
Package Equivalence Code | LCC40,.24SQ,20 | |
Package Shape | SQUARE | |
Package Style | CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE | |
Peak Reflow Temperature (Cel) | 260 | |
Qualification Status | Not Qualified | |
Screening Level | AEC-Q100 | |
Seated Height-Max | 1 mm | |
Supply Voltage-Max (Vsup) | 1.89 V | |
Supply Voltage-Min (Vsup) | 1.71 V | |
Surface Mount | YES | |
Temperature Grade | INDUSTRIAL | |
Terminal Finish | Matte Tin (Sn) | |
Terminal Form | NO LEAD | |
Terminal Pitch | 0.5 mm | |
Terminal Position | QUAD | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Video Standard | PAL; NTSC | |
Width | 6 mm |
The recommended power-up sequence is to apply power to the analog supply (VCCA) first, followed by the digital supply (VCCD). This ensures that the analog circuitry is powered up before the digital circuitry.
The ADV7393 can be configured for different video standards (e.g. NTSC, PAL, SECAM) by setting the appropriate registers. Refer to the datasheet for the specific register settings for each standard.
The ADV7393 supports clock frequencies up to 108 MHz. However, the maximum clock frequency may vary depending on the specific application and system requirements.
To optimize the ADV7393 for low power consumption, ensure that the device is operated at the lowest possible clock frequency, disable any unused features, and use the power-down mode when not in use.
The recommended layout and routing for the ADV7393 involves keeping the analog and digital signals separate, using a solid ground plane, and minimizing the length of the clock signal traces.