Part Details for AD9287BCPZ-100 by Analog Devices Inc
Results Overview of AD9287BCPZ-100 by Analog Devices Inc
- Distributor Offerings: (1 listing)
- Number of FFF Equivalents: (1 replacement)
- CAD Models: (Request Part)
- Number of Functional Equivalents: (10 options)
- Part Data Attributes: (Available)
- Reference Designs: (Not Available)
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
Applications
Education and Research
Internet of Things (IoT)
Industrial Automation
Computing and Data Storage
Aerospace and Defense
Healthcare
Telecommunications
Electronic Manufacturing
Automotive
AD9287BCPZ-100 Information
AD9287BCPZ-100 by Analog Devices Inc is an Analog to Digital Converter.
Analog to Digital Converters are under the broader part category of Converters.
A converter is an electrical circuit that transforms electric energy into a different form that will support a elecrical load needed by a device. Read more about Converters on our Converters part category page.
Price & Stock for AD9287BCPZ-100
| Part # | Distributor | Description | Stock | Price | Buy | |
|---|---|---|---|---|---|---|
|
|
Rochester Electronics | ADC, Flash Method, 8-Bit, 1 Func, 4 Channel, Serial Access, CMOS RoHS: Compliant Status: Obsolete Min Qty: 1 | 30 |
|
$17.5000 / $21.8700 | Buy Now |
Part Details for AD9287BCPZ-100
AD9287BCPZ-100 CAD Models
AD9287BCPZ-100 Part Data Attributes
|
|
AD9287BCPZ-100
Analog Devices Inc
Buy Now
Datasheet
|
Compare Parts:
AD9287BCPZ-100
Analog Devices Inc
IC 4-CH 8-BIT FLASH METHOD ADC, SERIAL ACCESS, QCC48, 7 X 7 MM, ROHS COMPLIANT, MO-220VKKD-2, LFCSP-48, Analog to Digital Converter
|
| Pbfree Code | Yes | |
| Rohs Code | Yes | |
| Part Life Cycle Code | Obsolete | |
| Ihs Manufacturer | ANALOG DEVICES INC | |
| Part Package Code | QFN | |
| Package Description | 7 X 7 MM, ROHS COMPLIANT, MO-220VKKD-2, LFCSP-48 | |
| Pin Count | 48 | |
| Reach Compliance Code | unknown | |
| HTS Code | 8542.39.00.01 | |
| Analog Input Voltage-Max | 2 V | |
| Analog Input Voltage-Min | ||
| Converter Type | ADC, FLASH METHOD | |
| JESD-30 Code | S-XQCC-N48 | |
| JESD-609 Code | e3 | |
| Length | 7 mm | |
| Linearity Error-Max (EL) | 0.2539% | |
| Moisture Sensitivity Level | 3 | |
| Number of Analog In Channels | 4 | |
| Number of Bits | 8 | |
| Number of Functions | 1 | |
| Number of Terminals | 48 | |
| Operating Temperature-Max | 85 °C | |
| Operating Temperature-Min | -40 °C | |
| Output Bit Code | OFFSET BINARY, 2'S COMPLEMENT BINARY | |
| Output Format | SERIAL | |
| Package Body Material | UNSPECIFIED | |
| Package Code | HVQCCN | |
| Package Equivalence Code | LCC48,.27SQ,20 | |
| Package Shape | SQUARE | |
| Package Style | CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE | |
| Peak Reflow Temperature (Cel) | 260 | |
| Qualification Status | Not Qualified | |
| Sample Rate | 100 MHz | |
| Sample and Hold / Track and Hold | SAMPLE | |
| Seated Height-Max | 1 mm | |
| Supply Voltage-Nom | 1.8 V | |
| Surface Mount | YES | |
| Technology | CMOS | |
| Temperature Grade | INDUSTRIAL | |
| Terminal Finish | MATTE TIN | |
| Terminal Form | NO LEAD | |
| Terminal Pitch | 0.5 mm | |
| Terminal Position | QUAD | |
| Width | 7 mm |
Alternate Parts for AD9287BCPZ-100
This table gives cross-reference parts and alternative options found for AD9287BCPZ-100. The Form Fit Function (FFF) tab will give you the options that are more likely to serve as direct pin-to-pin alternates or drop-in parts. The Functional Equivalents tab will give you options that are likely to match the same function of AD9287BCPZ-100, but it may not fit your design. Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.
| Part Number | Manufacturer | Composite Price | Description | Compare |
|---|---|---|---|---|
| AD9287BCPZRL7-100 | Analog Devices Inc | Check for Price | IC 4-CH 8-BIT FLASH METHOD ADC, SERIAL ACCESS, QCC48, 7 X 7 MM, ROHS COMPLIANT, MO-220VKKD-2, LFCSP-48, Analog to Digital Converter | AD9287BCPZ-100 vs AD9287BCPZRL7-100 |
AD9287BCPZ-100 Frequently Asked Questions (FAQ)
-
A good PCB layout for the AD9287BCPZ-100 involves keeping the analog and digital sections separate, using a solid ground plane, and minimizing the length of the analog signal traces. Additionally, it's recommended to use a 4-layer PCB with a dedicated power plane and a dedicated ground plane. The datasheet provides a recommended PCB layout, but it's also recommended to consult with Analog Devices' application notes and PCB layout guidelines for more detailed information.
-
To optimize the clock input for the AD9287BCPZ-100, it's recommended to use a high-quality clock source with low jitter and a stable frequency. The clock input should be driven differentially, and the clock signal should be terminated with a 100 ohm resistor. Additionally, the clock input should be decoupled with a 0.1uF capacitor to reduce noise. It's also recommended to use a clock buffer or a clock generator with a low jitter output to drive the clock input.
-
The maximum input frequency that the AD9287BCPZ-100 can handle is 100 MSPS. However, the SNR (Signal-to-Noise Ratio) of the device decreases as the input frequency increases. The datasheet provides a graph that shows the SNR vs. input frequency, and it's recommended to consult this graph to determine the maximum input frequency that can be used while still achieving the required SNR.
-
The AD9287BCPZ-100's internal registers can be programmed using a serial interface, such as SPI or I2C. The datasheet provides a detailed description of the register map and the programming sequence. Additionally, Analog Devices provides a software development kit (SDK) that includes a register programming tool and example code to help users program the device.
-
The power consumption of the AD9287BCPZ-100 depends on the operating mode and the clock frequency. The datasheet provides a detailed power consumption table. To reduce power consumption, it's recommended to use the lowest possible clock frequency, to disable the internal PLL, and to use the power-down mode when the device is not in use. Additionally, the device can be operated in a low-power mode by reducing the analog supply voltage.