-
Part Symbol
-
Footprint
-
3D Model
Available Download Formats
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
Dual 12-Bit, 20/40/65 MSPS, 3 V ADC
Tip: Data for a part may vary between manufacturers. You can filter for manufacturers on the top of the page next to the part image and part number.
AD9238BCPZ-20 by Analog Devices Inc is an Analog to Digital Converter.
Analog to Digital Converters are under the broader part category of Converters.
A converter is an electrical circuit that transforms electric energy into a different form that will support a elecrical load needed by a device. Read more about Converters on our Converters part category page.
Part # | Distributor | Description | Stock | Price | Buy | |
---|---|---|---|---|---|---|
DISTI #
49AK9856
|
Newark | Adc, 12Bit, 20Msps, Lfcsp-Vq-Ep-64, Resolution (Bits):12Bit, Sampling Rate:20Msps, Input Channel Type:Differential, Data Interface:Parallel, Supply Voltage Type:Single, Supply Voltage Min:2.7V, Supply Voltage Max:3.6V Rohs Compliant: Yes |Analog Devices AD9238BCPZ-20 RoHS: Not Compliant Min Qty: 1 Package Multiple: 1 Date Code: 1 Container: Bulk | 33 |
|
$23.1700 / $24.9600 | Buy Now |
DISTI #
AD9238BCPZ-20-ND
|
DigiKey | IC ADC 12BIT PIPELINED 64LFCSP Min Qty: 1 Lead time: 10 Weeks Container: Tray |
80 In Stock |
|
$21.8375 / $33.0200 | Buy Now |
DISTI #
584-AD9238BCPZ-20
|
Mouser Electronics | Analog to Digital Converters - ADC 12 BIT DUAL 20/40/65 MSPS ADC RoHS: Compliant | 702 |
|
$21.8300 / $23.1100 | Buy Now |
|
Analog Devices Inc | 12 BIT DUAL 20/40/65 MSPS ADC Package Multiple: 1 | 16 |
|
$16.1800 / $23.1100 | Buy Now |
DISTI #
AD9238BCPZ-20
|
Richardson RFPD | CONVERTER - ADC RoHS: Compliant Min Qty: 28 | 0 |
|
$22.8500 / $24.4100 | Buy Now |
|
Vyrian | Converters | 107 |
|
RFQ |
By downloading CAD models, you agree to our Terms & Conditions and Privacy Policy
|
AD9238BCPZ-20
Analog Devices Inc
Buy Now
Datasheet
|
Compare Parts:
AD9238BCPZ-20
Analog Devices Inc
Dual 12-Bit, 20/40/65 MSPS, 3 V ADC
|
Pbfree Code | No | |
Rohs Code | Yes | |
Part Life Cycle Code | Active | |
Ihs Manufacturer | ANALOG DEVICES INC | |
Part Package Code | QFN | |
Package Description | LEAD FREE, MO-220-VHHD-2, LFCSP-64 | |
Pin Count | 64 | |
Manufacturer Package Code | CP-64-1 | |
Reach Compliance Code | compliant | |
ECCN Code | EAR99 | |
HTS Code | 8542.39.00.01 | |
Samacsys Manufacturer | Analog Devices | |
Analog Input Voltage-Max | 2 V | |
Analog Input Voltage-Min | 1 V | |
Converter Type | ADC, FLASH METHOD | |
JESD-30 Code | S-XQCC-N64 | |
JESD-609 Code | e3 | |
Length | 9 mm | |
Linearity Error-Max (EL) | 0.0342% | |
Moisture Sensitivity Level | 3 | |
Number of Analog In Channels | 2 | |
Number of Bits | 12 | |
Number of Functions | 1 | |
Number of Terminals | 64 | |
Operating Temperature-Max | 85 °C | |
Operating Temperature-Min | -40 °C | |
Output Bit Code | OFFSET BINARY, 2'S COMPLEMENT BINARY | |
Output Format | PARALLEL, WORD | |
Package Body Material | UNSPECIFIED | |
Package Code | HVQCCN | |
Package Equivalence Code | LCC64,.35SQ,20 | |
Package Shape | SQUARE | |
Package Style | CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE | |
Peak Reflow Temperature (Cel) | 260 | |
Qualification Status | Not Qualified | |
Sample Rate | 20 MHz | |
Sample and Hold / Track and Hold | SAMPLE | |
Seated Height-Max | 1 mm | |
Supply Voltage-Nom | 3 V | |
Surface Mount | YES | |
Technology | CMOS | |
Temperature Grade | INDUSTRIAL | |
Terminal Finish | Matte Tin (Sn) | |
Terminal Form | NO LEAD | |
Terminal Pitch | 0.5 mm | |
Terminal Position | QUAD | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Width | 9 mm |
A 4-layer PCB with a solid ground plane and a separate analog ground plane is recommended. Keep the analog and digital sections separate, and use a star-grounding configuration to minimize noise.
Use a low-jitter clock source (<100 ps) and ensure the clock signal is properly terminated. A clock frequency of 20 MHz to 65 MHz is recommended, with a duty cycle of 40% to 60%.
Power up the analog supply (AVDD) first, followed by the digital supply (DVDD), and finally the clock input. Ensure all supplies are stable before applying the clock signal.
The AD9238BCPZ-20 outputs 14-bit data in offset binary format. Use a FIFO or a buffer to handle the output data, and perform digital filtering, gain correction, and data formatting as needed for the specific application.
Perform a full-scale calibration by applying a full-scale input signal and adjusting the offset and gain registers to achieve optimal performance. Repeat the calibration process for each channel and at each operating temperature range.